



# Birla Institute of Technology & Science, Pilani Hyderabad Campus

Dr. Chetan Kumar Vudadha, Assistant Professor, EEE

## **CALL FOR RESEARCH ASSOCIATE /JUNIOR RESEARCH FELLOW (JRF) FOR PROJECT SPONSORED BY DHRUVA SPACE PRIVATE LTD**

Date: 15<sup>th</sup> February, 2022

Applications are invited from suitable candidates for a **Research Associate (RA)/Junior Research Fellow (JRF)** position to work on the following project sponsored by **Dhruva Space Private Ltd.** under the supervision of **Dr. Chetan Kumar Vudadha, Assistant Professor, Department of Electrical and Electronics Engineering, BITS-Pilani, Hyderabad campus.**

---

<b>Title of the project:</b>	FPGA Based Design and Implementation of Interfaces for OBC (On Board Computer)
<b>Duration of the project:</b>	12 Months
<b>Project position:</b>	Research Associate (RA)/Junior Research Fellow (JRF)
<b>Number of Positions:</b>	1
<b>Fellowship amount:</b>	54,000/- per month for RA 31,000/- per month for JRF
<b>Eligibility requirements:</b>	<b>Research Associate (RA):</b> Ph.D. in a related area or having 3 years of research, and design and development experience after M.E./M. Tech (in VLSI, Microelectronics, or allied areas)  <b>Junior Research Fellow (JRF):</b> M.E. / M. Tech (in VLSI, Microelectronics, or allied areas)
<b>Desired Skillset/experience:</b>	Prior exposure/experience in RTL coding using Verilog. Experience with FPGA-based hardware implementations. Knowledge of different IO interfaces.

---

A brief description of the project is available at this [link](#)

**Interested candidates who meet the eligibility criteria should fill their details and upload their CV in the google form (<https://forms.gle/YBDj29RmS8w4KJc28>) by 4th March 2022 5 PM.** The CV should contain detailed information about the educational qualifications, research experience, and published papers (if any), photograph and scanned copies of documents including- support of date of birth, educational qualifications (BE/B.Tech, ME/M.Tech), experience certificates from prior employment/project work (if any).

Please note that only qualified and suitable candidates will be notified for an interview via email. The interview would be through Google Meet. Selected candidates may be permitted to register for the Ph.D. program of BITS, Pilani, subject to the fulfilment of the requirements.

Best Regards,  
Dr. Chetan Kumar V  
EEE Department, BITS Pilani Hyderabad Campus  
Email: [chetan@hyderabad.bits-pilani.ac.in](mailto:chetan@hyderabad.bits-pilani.ac.in)



Dr. Chetan Kumar Vudadha, H231  
BITS Pilani, Hyderabad Campus Jawahar  
Nagar, Kapra Mandal Hyderabad 500078  
Telangana, India  
Email: [chetan@hyderabad.bits-pilani.ac.in](mailto:chetan@hyderabad.bits-pilani.ac.in)

Tel: +91 406630 3598  
Fax: +91 406630 3998  
Web: [www.hyderabad.bits-pilani.ac.in](http://www.hyderabad.bits-pilani.ac.in)